Synopsys Logo
Synopsys Logo
    HELPING YOU DESIGN THE CHIP INSIDE


DESIGN IMPLEMENTATION
VERIFICATION
INTELLECTUAL PROPERTY
DFM/TCAD
DESIGN SERVICES
NEWS
Synopsys to Present at 2008 Deutsche Bank Technology Conference

Synopsys to Present at 2008 Citi Investment Research Technology Conference

Leading European Design Consulting Firms Standardize on VMM Verification Methodology

Synopsys Posts Financial Results for Third Quarter Fiscal Year 2008

EVENTS
Synopsys Seminar Series
Worldwide    September 2008

DDR IP Webinar Series
Sept-Oct  Register Now!

FPGA World
Lund, Sweden  Sept 9, 2008

EOS/ESD Symposium
Tucson, AZ  Sept 8-12, 2008

  FEATURED TECHNOLOGY

Silicon-Proven DesignWare DDR3/DDR2 IP
High performance IP provides protocol and memory controllers, PHYs and VIP.

DDR IP Supports Speeds Up to 1600 Mbps
Customization of DRAM interface, support for DDR3 DIMMs and more!

DDR SDRAM: An Off-Chip Memory Solution
Read how SDRAM is a low cost, high storage capacity memory solution.



BLOGS AND FORUMS
Low Power Blog
System-Level Blog
AMS Blog
Standards Blog
USB IP Blog
Mixed-Signal IP Blog
Protocol Verification Blog
IP Radio Podcast
Discussion Forums
PUBLICATIONS
Synopsys Insight
DesignWare Technical Bulletin
Verification Avenue
TCAD Publications
QUICKLINKS
Synopsys Careers
Investor Relations
Search for IP
SolvNet Online Support
SVP Cafe
Synopsys Users Group
INTERNATIONAL SITES
AsiaPac
Europe
Japan